





FIG.2




OBLON, SPIVAK, ET AL
DOCKET #: 203056US2RD
INV: Mikio HASHIMOTO, et al.
SHEET 3 OF 15

3/15

FIG.3




OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 4 OF 15



OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 5\_OF\_15\_


5/15

FIG.5



OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 6 OF 15





OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 7\_OF\_15\_



# FIG.7A

	0	1	2	3
0	A0	A1	A2	A3
1	В0	B1	B2	В3
2	C0	C1	C2	C3
3	D0	D1	D2	D3
4	E0	E1	E2	E3
5	F0	F1	F2	F3
6	G0	G1	G2	G3
7	Н0	H1	Н2	Н3

BEFORE INTERLEAVING


## FIG.7B


0	A0	В0	C0	D0
1	E0	F0	G0	НО
2	A1	B1	C1	Dl
3	E1	Fl	G1	H1
4	A2	B2	C2	D2
5	E2	F2	G2	H2
6	A3	В3	C3	D3
7	E3	F3	G3	Н3

AFTER INTERLEAVING

OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 8 OF 15 8/15 INSTRUCTION CACHE DECRYPTION FUNCTION CODE BUS INTERFACE UNIT CODE DECRYPTION KEY PHYSICAL ADDRESS CACHED 512503 511 KEY TABLE PAGE TABLE PROGRAM MEMORY SPACE PHYSICAL 508 KEY TABLE REGISTER Addr' 509 CR3 301 KEY VALUE KEY ENTRY 506 507 CODE ENCRYPTION **DECRYPTION KEY** INSTRUCTION TLB KEY DECRYPTION CURRENT CODE MEMORY UNIT FUNCTION 121 SECRET ADDRESS LINEAR KEY CPU 502 **PROGRAM** 503 LINEAR ADDRESS SPACE PROGRAM COUNTER 501


OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD





#### 10/15


#### **FIG.10**




OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 11 OF 15

11/15

### **FIG.11**




OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 12 OF 15



if the with the state of the st


13/15

FIG.13



יותר לווית ליותר לווית לווית לוויתר לוויתר

OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET 14 OF 15



OBLON, SPIVAK, ET AL DOCKET #: 203056US2RD INV: Mikio HASHIMOTO, et al. SHEET <u>15</u> OF <u>15</u>



# FIG.15 PRIOR ART

I/O MAP BASE ADDRESS	31	15	. 0
GS   92     FS   88     DS   84     SS   80     CS   76     ES   72     EDI   68     ESI   64     EBP   60     ESP   56     EBX   52     EDX   48     ECX   44     EAX   40     EFLAGS   36     EIP   32     CR3(PDBR)   28     ESP2   20     SS1   16     ESP1   12     SS0   8	I/O MAP BASE AD	DRESS	T 100
FS		LDR SEGMENT	SELECTOR 96
DS   84     SS   80     CS   76     ES   72     EDI   68   ESI   64   EBP   60   ESP   56   EBX   52   EDX   44   EAX   40   EFLAGS   36   EIP   32   CR3(PDBR)   28   ESP2   20   SS1   16   ESP1   12   SS0   8   ESP0   4		G	S 92
SS   80   CS   76     ES   72     EDI   68     ESI   64     EBP   60     ESP   56     EBX   52     EDX   48     ECX   44     EAX   40     EFLAGS   36     EIP   32     CR3(PDBR)   28     SS2   24     ESP2   20     SS1   16     ESP1   12     SS0   8		F	S 88
EDI ES 72  EDI 68  ESI 64  EBP 60  ESP 56  EBX 52  EDX 48  ECX 44  EAX 40  EFLAGS 36  EIP 32  CR3(PDBR) 28  ESP2 20  SS1 16  ESP1 12  SS0 8		D	S 84
EDI 68 ESI 64 EBP 60 ESP 56 EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 ESP2 20 SS1 16 ESP1 12 SS0 8		S	S 80
EDI 68 ESI 64 EBP 60 ESP 56 EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 ESP2 20 SS1 16 ESP1 12 SS0 8		C	S 76
ESI 64 EBP 60 ESP 56 EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 ESP2 20 ESP1 112 ESP1 12		E	S 72
EBP 60 ESP 56 EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 ESP2 20 SS1 16 ESP1 12 SS0 8 ESP0 4		EDI	68
ESP 56 EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 ESP2 20 SS1 16 ESP1 12 SS0 8 ESP0 4		ESI	64
EBX 52 EDX 48 ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 SS2 24 ESP2 20 SS1 16 ESP1 12 SS0 8 ESP0 4		EBP	60
EDX ECX 44 EAX 40 EFLAGS 36 EIP 32 CR3(PDBR) 28 SS2 24 ESP2 20 SS1 16 ESP1 12 SS0 8 ESP0 4		ESP	56
ECX       44         EAX       40         EFLAGS       36         EIP       32         CR3(PDBR)       28         SS2       24         ESP2       20         SS1       16         ESP1       12         SS0       8         ESP0       4		EBX	52
EAX       40         EFLAGS       36         EIP       32         CR3(PDBR)       28         SS2       24         ESP2       20         SS1       16         ESP1       12         SS0       8         ESP0       4		EDX	48
EFLAGS       36         EIP       32         CR3(PDBR)       28         SS2       24         ESP2       20         SS1       16         ESP1       12         SS0       8         ESP0       4		ECX	44
EIP       32         CR3(PDBR)       28         SS2       24         ESP2       20         SS1       16         ESP1       12         SS0       8         ESP0       4			
CR3(PDBR)       28         SS2       24         ESP2       20         SS1       16         ESP1       12         SS0       8         ESP0       4			
ESP2         24           ESP2         20           SS1         16           ESP1         12           SS0         8           ESP0         4		EIP	
ESP2 20 SS1 16 ESP1 12 SS0 8 ESP0 4		CR3(PDBR)	28
SS1   16   12     SS0   8   ESP0   4		SS2	24
ESP1 12 SS0 8 ESP0 4		ESP2	20
SS0 8 ESP0 4		SS1	16
ESPO 4		ESP1	12
2510		SS0	8
LINK TO PREVIOUS TASK 0	ESP0		
		LINK TO PRE	VIOUS TASK 0